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Abstract – We demonstrate theoretically and experimentally that excitable systems can be built
with autonomous Boolean networks. Their experimental implementation is realized with asyn-
chronous logic gates on a reconfigurabe chip. When these excitable systems are assembled into
time-delay networks, their dynamics display nanosecond time-scale spike synchronization patterns
that are controllable in period and phase.
Introduction. – Excitability is a property of dynam-
ical systems, where the system rests in a stable fixed point,
but large excursions in phase space (spikes) can be gen-
erated in response to small perturbations above a thresh-
old [1]. When coupled in networks, excitable systems can
exhibit complex spatio-temporal spike patterns and syn-
chronized oscillations as observed in chemical reactions
[2], heart tissue [3], and populations of interacting neu-
rons [4, 5]. This abundance of excitability in nature has
motivated many theoretical and experimental studies.
Theoretical approaches, such as the paradigmatic model
for excitability proposed by FitzHugh and Nagumo [6, 7],
have helped to uncover and understand the diverse col-
lective behaviors (bursting, cluster synchronization, and
phase transitions, for example) that arise in networks of
excitable systems [8–12]. However, they usually do not
fully integrate all experimental imperfections and hetero-
geneities like noise and system parameter variation, which
may have significant impact on the dynamics.
This motivates experimental studies on excitable sys-
tems, for example, with analog electronic circuits. These
electronic systems can be realized in very large scale inte-
gration (VLSI), where up to thousand excitable systems
are implemented on a custom analog chip and the coupling
topology is handled by a separate reconfigurable digital
chip [13, 14]. This configuration, however, presents ma-
jor hindrances due to speed limitations, the cost and long
design cycle time of the custom analog chip, and its con-
nections to the digital reconfigurable chip. Of particular
concern is the fact that the analog signal is digitized, lead-
ing to discretization errors in the coupling.
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To address these issues, we propose an excitable sys-
tem built from continuous-time asynchronous logic gates.
This system is based on autonomous time-delay Boolean
networks that have been found previously to show oscil-
latory dynamics and chaos depending on the choice of
topology and Boolean functions [15–20]. With our ap-
proach, we can experimentally realize the excitable sys-
tems and couple them to networks on a single inexpensive
field-programmable gate array (FPGA).
The resulting dynamics are spike synchronization pat-
terns reproducible with a theoretical Boolean map. They
are controllable by the network’s link delay times [21] and
are much faster than the dynamics of common networks of
excitable systems. The nanosecond timescales give our ap-
proach an advantage for potential ultra-fast neuro-inspired
data processing [22], similar to reservoir computing [23].
Experimental setup. – Our design realizes three im-
portant properties characterizing excitability [1]: (i) the
all-or-none principle, where the system responds only if
an input is above a threshold and stays quiescent other-
wise; (ii) pulse dynamics, where output pulses have fixed
width independent of the input pulse shape; and (iii) a
refractory phase, where the excitable system remains un-
responsive during a refractory period after generating an
output pulse.
Asynchronous logic gates are well suited to fulfill these
properties. The all-or-none principle (i) is intrinsically
embedded in logic gates [24]. Their output voltages V
transition between V = Vhigh (the high level) and V =
Vlow (the low level) as their inputs cross a threshold Vth.
Pulse dynamics (ii) and the refractory phase (iii) can be
realized through pulse generators (PGs), which exploit the
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Fig. 1: (Color online) (a) Setup of the pulse generator (PG)
characterized by an integer n, which represents the number
of pairs of inverters in the delay line and thus its time delay
τn ∼ 2nτgate. The pairs of inverters act as time delays that do
not change the Boolean state. (b) Experimental measurement
of the delay time τn comprising n pairs of inverter gates, with
relative error of ∼ ±3.5% (error bars) and linear regression
(red line) with τn ∼ 2n · 280 ps. (c) Complete design of an
excitable node; it combines one pulse generator labeled npulse
to realize the pulse dynamics with another one labeled nref
to realize the refractory phase. The refractory period of the
excitable system Tref and its pulse width Tpulse are determined
by the integers nref and npulse, respectively. The voltages Vin
and Vref are inputs to an AND gate, where the second input is
inverted, as indicated by a circle.
intrinsic propagation delays of logic gates τgate.
As shown in Fig. 1a, the PG is implemented using a
D-type flip-flop, a delay line of duration ∼ τn made of 2n
inverters with n ∈ N, and an asynchronous logic gate ex-
ecuting the XOR operation [25]. Its dynamics consists of
the generation of a single pulse of width Tn in response to
a positive edge (low to high transition). More specifically,
in response to a positive edge at its clock (clk) input, the
flip-flop with connection from output (Q) to inverted in-
put (D) generates a Boolean transition at its output (Q).
This signal reaches the XOR gate inputs with a time-delay
difference ∼ τn, due to a delay line. As a consequence, the
XOR gate has different input logic values during the time
delay and hence generates a high voltage Vhigh of width
Tn = τn ∝ n, with delay τn measured in Fig. 1b.
We combine two PGs with an AND gate, as depicted in
Fig. 1c, so that the system exhibits excitable dynamics in
its output voltage Vout in response to an above-threshold
input voltage Vin. The PG labeled npulse (nref) produces
a voltage pulse Vpulse (Vref) of width Tpulse (Tref). The
voltage Vref indicates whether or not the system is in its
refractory phase (Vref high or low, respectively); its inter-
play with Vin governs the dynamics of our excitable node.
When Vref is low and Vin has a positive edge, the AND
gate also generates a positive edge so that each PG pro-
duces a pulse. Vpulse is sent to the output of the excitable
system and the high value of Vref now blocks inputs Vin to
the AND gate for the refractory period Tref and, therefore,
prevents pulse generation during that time. When the re-
fractory phase ends, i.e., Vref is back to a low voltage, the
system becomes responsive to input excitations Vin again.
Our design of the excitable node is motivated by the dy-
namics of integrate-and-fire neurons [26], where the mem-
brane potential evolves as a function of its synaptic in-
put. When inputs are present, the membrane potential
increases (integration) until it reaches a threshold, the con-
dition for generating a pulse (firing). In our approach, in
contrast, the excitable system compares its input voltage
directly to a threshold without an electronic analog of a
membrane potential. Consequently, when increasing Vin
above the threshold of our system, oscillations start with
a constant (finite) period, so that our system exhibits a
behavior analogous to type-II excitability [1]. After gen-
erating a pulse, the membrane potential of integrate-and-
fire neurons returns to a resting value and its dynamics
is deactivated for a finite duration [26], which is the same
mechanism used in our system to realize a refractory pe-
riod.
The implementation of our system can be realized with
various technologies. Here, we use an FPGA because of
the very large number of logic elements and flip-flops avail-
able (up to ∼ 106 [27]) and the possibility to operate them
asynchronously. Another advantage of FGPAs is the re-
programmability of the logic elements. They consist of
CMOS-based multiplexers fed by rewritable memory bits
with a specific arrangement to realize the logic gate opera-
tion. These multiplexers connect N inputs (N = 4 for the
FPGA used here) to one output so that the overall behav-
ior is that of a logic gate with the same operation. Finally,
FPGAs ensure flexible connection of logic elements [27],
allowing us to realize large networks of excitable elements.
Dynamics of one excitable node. – In this section,
we conduct experiments on a single excitable node driven
first by a constant input and second by self-feedback, con-
stituting a simple network. The experiments are real-
ized on an Altera Cyclone IV FPGA (EP4CE115F29C7N),
which has ∼ 115,000 logic elements with propagation
time delay and rise time of τgate = (280 ± 10) ps and
τrise = (310±10) ps, respectively. Signals generated within
the FPGA pass through an additional input-output logic
gate (hardwired to the output pins of the FPGA) before
being acquired by a high-speed oscilloscope (DSO80804A)
with 8 GHz bandwidth and 40 GSa/s sampling rate.
We apply a constant, above-threshold input voltage Vin
to the excitable node (Fig. 2a). In response, it generates
periodic pulses with width of a few nanoseconds, as shown
in Fig. 2b. In this regime, the system is oscillatory, similar
to biological neurons with constant stimulus [1]. To under-
stand the dynamics, we analyze the output voltage Vout
and the voltage Vref that indicates the refractory phase.
The pulses in Vout and Vref are generated almost simul-
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Fig. 2: (Color online) (a) An excitable node on the FPGA is
subject to a constant above-threshold input voltage Vin. The
output voltage Vout and Vref pass input-output (I/0) gates with
outputs labeled V˜out and V˜ref , respectively. (b) Both voltages
are recorded for Tref = (5.40 ± 0.05) ns (nref = 10), Tpulse =
(2.34± 0.05) ns (npulse = 4). (c) Output V˜out of a minimal im-
plementation of the excitable node with Tref = (0.68± 0.04) ns
(nref = 1), Tpulse = (0.80± 0.04) ns (npulse = 1).
taneously at times indicated by vertical dashed lines in
Fig. 2b. The pulse in Vref indicates the refractory phase
and its pulse width equals the refractory period. There-
fore, the refractory phase starts at the dashed lines and
ends when Vref is low. Then, the system generates a
new pulse, which is induced by a negative edge transi-
tion in Vref , since Vin > Vth. It requires an additional
processing time h to generate the output pulse, which is
due to the flip-flops in the PGs and is measured to be
h = (3.2±0.4) ns. This processing time, together with the
refractory period Tref , constitutes the period of the pulses
in this experiment (T = Tref+h). The pulse width in Vout
is given by Tpulse.
The dynamics is determined by Tref , which accounts
for the period of oscillations, and Tpulse, which deter-
mines the width of output pulses of the system; these two
quantities are controlled by parameters nref and npulse,
respectively, as shown in Fig. 1b: Tref ≈ 2nrefτgate and
Tpulse ≈ 2npulseτgate, as follows from the construction
shown in Fig. 1a. This can be seen experimentally when
conducting the same experiment with different parame-
ters npulse and nref . For example, with npulse = nref = 1,
which constitutes a minimal number of seven logic gates,
the pulse widths Tpulse are on a sub-nanosecond scale and
the period T is dominated by h (Fig. 2c).
Experimental fluctuations in Tref and Tpulse are charac-
terized in two ways. First, when comparing different mea-
surements of Tref and Tpulse on a single implementation,
we obtain temporal fluctuations of ±1%, with an origin de-
scribed in the next paragraph. Second, when comparing
the measurements of Tref and Tpulse on several different
copies of the same excitable node on the same chip, we
obtain a significantly larger error of ±3.5%. The origin of
this error is heterogeneity in the propagation delays from
logic element to logic element.
Finally, the dynamics of the excitable system is analog-
like and fluctuates in pulse shape and timing. These non-
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Fig. 3: (Color online) (a) Scheme of one excitable node with
delayed feedback where the delayed feedback link is represented
as an arrow. (b) Representation of (a) with logic elements used
for the feedback. The pink triangles with circles represent 80
inverter gates that are incorporated to implement a time delay
of τ = (21.3 ± 0.5) ns (nτ = 40). (c),(d) Resulting dynamics
with parameters as in Fig. 2(b) and (c), respectively. (e) Same
with Tref = (10.75 ± 0.05) ns (nref = 20), Tpulse = (1.95 ±
0.03) ns (npulse = 4). (f) Same with Tref = (24.04 ± 0.05) ns
(nref = 45), Tpulse = (2.05± 0.05) ns (npulse = 4).
ideal experimental behaviors originate from low pass fil-
tering, jitter, and history- and state-dependency of the
propagation time delays within logic gates [16, 28]. The
asynchronous logic operation is limited in speed only by
the high-frequency cutoff of the logic gates and is much
faster than common synchronous operation limited to
∼ 100MHz.
We also investigate the behavior of a simple network
consisting of an excitable system with self-feedback with
time delay τ (Fig. 3a), i.e., Vin(t) = Vout(t− τ) [29]. The
time delay accounts for non-instantaneous transmission
times along network links (for example, the propagation
time along nerve cells connecting different areas of the
brain [5]).
The delayed feedback link is realized as shown in Fig. 3b
with nτ = 40 cascaded pairs of inverter gates, each impos-
ing its propagation delay to the path, leading to a to-
tal time delay of τ = (21.3 ± 0.5) ns, as characterized in
Fig. 1b. The delayed feedback signal and an initial stimu-
lus are both applied to the excitable node. As an excitable
node has only one input, an OR gate is used to combine
the two signals. The OR operation allows both signals to
excite the node, but also other logic gate operations to
combine inputs are possible, as discussed later. Here, the
system is operated in its excitable regime.
When no initial stimulus is applied, the feedback system
rests in a stable quiescent state. But, when a pulse (with
width (1.6 ± 0.1) ns) is injected once, the system gener-
ates a periodic pulse train as shown in Fig. 3c. Initial-
izations with multiple pulses result in similar pulse trains
with shorter periods.
The dynamics arise from the delayed feedback. When
a pulse is generated by the system, it travels through the
p-3
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delay line during τ . Then, it is input to the node to gen-
erate another output pulse after the processing time (sys-
tem response time) h. Therefore, the period of the pulses
is T = τ + h for this coupling scheme, which is confirmed
by the experiment.
This behavior is reproduced for systems with parame-
ters nref = npulse = 1 that have a shorter refractory period
and small pulse widths (Fig. 3d) and for systems with pa-
rameters nref = 20 and npulse = 4 that have a longer
refractory period (Fig. 3e). However, when the refractory
period is increased further to nref = 45 > nτ = 40, i.e.,
Tref > τ , self-sustained pulsing dynamics are no longer
solutions of the system (Fig. 3f). Instead, the system re-
sponds only to the initial stimulus and then stays in the
quiescent state. When this first response is fed back after
passing the delay line, the excitable node is still in the
refractory phase and, therefore, cannot generate another
output pulse.
Two delay-coupled excitable nodes. – In this sec-
tion, we study a network of two delay-coupled excitable
nodes with delayed feedback, as shown schematically in
Fig. 4a. The coupling and feedback delays are denoted by
τ
(1,2)
C and τ
(1,2)
K , respectively.
Here, we are interested in the parameter regime of syn-
chronization between the two nodes, as such states are
found to be important in the brain. For example, they
help to understand cognition and learning and also patho-
logical conditions such as Parkinson’s disease [30].
The coupling scheme in Fig. 4a has already been stud-
ied with the FitzHugh-Nagumo model, and the parame-
ter regimes where coherent oscillations appear and their
period and phase have been found [9, 21, 31, 32]. These
regimes form straight lines in the parameter space of the
delay times, given by the following conditions. With-
out loss of generality, assume for the coupling delays
τ
(1)
C = τ
(2)
C = τC [21]. First, consider the case that the
feedback delays are also equal, τ
(1)
K = τ
(2)
K = τK . Then, if
2τC and τK are approximately commensurate, i.e.,
2τCNC ≈ τKNK with integers NC,K ∈ N, (1)
the dynamics exhibits self-sustained coherent pulse trains
with an inter-spike-interval (period) of
T = τK/NC = 2τC/NK , (2)
and a relative phase between the two nodes of 0 or pi, de-
pending on NK . More specifically, the oscillations are in-
phase (anti-phase), if NK is even (odd). Coherent spiking
is expected even if the coupling delays differ from Eq. (1)
by an amount on the order of the pulse width of the ex-
citable system [21].
To test these results experimentally, we realize this cou-
pling scheme with a setup shown in Fig. 4b. We use
nτ,C and nτ,K pairs of inverter gates to create the de-
lay lines for coupling and feedback satisfying τ
(1)
C ≈ τ
(2)
C
and τ
(1)
K ≈ τ
(2)
K , respectively; thus, the same number of
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Fig. 4: (Color online) (a) Scheme of two excitable nodes with
delayed mutual coupling and delayed feedback where delay
links are represented as arrows. b) Representation with logic
elements used for the coupling. The pink triangles with circles
represent inverter gates that are incorporated in numbers nτ,C
and nτ,K to adjust the delay times indicated on the links. Node
parameters are npulse = 4 (Tpulse = (2.1±0.2) ns) and nref = 10
(Tref = (5.3 ± 0.2) ns). (c) Stable output of both nodes with
coupling delays realized with nτ,C = nτ,K = 40 pairs of in-
verters leading to link delays τ
(1)
C = (21.6 ± 0.2) ns, τ
(2)
C =
(21.7 ± 0.2) ns, τ
(1)
K = (21.6 ± 0.2) ns, τ
(2)
K = (21.4 ± 0.2) ns.
(d) Same as (c) with nτ,C = 40, τ
(1)
C = (22.1 ± 0.2) ns,
τ
(2)
C = (21.2 ± 0.2) ns, nτ,K = 80, τ
(1)
K = (43.0 ± 0.4) ns, and
τ
(2)
K = (43.5 ± 0.4) ns. Electrical cross talk between the node
outputs is visible as small oscillations near the noise floor. Ad-
ditional logic gates are used to measure the link delays of this
specific implementation.
inverter gates are employed in both cases. However, these
delays are not exactly equal, because of heterogeneity in
the logic gates’ propagation delays.
Furthermore, we use two- and three-input logic gates
to combine the two delay lines and connections for exter-
nal stimuli at the input of nodes. For that purpose, we
use OR gates, so that any pulse at the input of this logic
gate will be passed to the excitable node. However, for
larger networks, an N -input logic gate that combines N
inputs to an excitable node can be defined as desired using
a 2N -entry look-up table. This so-called synapse (when
the excitable node is considered the soma of a silicon neu-
ron) [13] allows for implementing inhibitory and excitatory
connections and also to vary the coupling strength. The
coupling strength is understood as the number of high in-
puts required for the “synapse” to pass on a pulse to the
“soma” (excitable node).
This setup with delay lines and synapses as described
above shows coherent spiking in Fig. 4c,d, when perturbed
with a single pulse out of the quiescent state. The numeric
values for the delays satisfy τC ≈ τK ≈ 22 ns (NC = 1,
NK = 2) and τK ≈ 2τC ≈ 44 ns (NC = 1, NK = 1)
p-4
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for Fig. 4c and d, respectively. With these two numerical
values, we expect from Eq. (1) oscillations with period
T of 22 ns and 44 ns, respectively. This behavior is found
approximately in the experiment, where in-phase and anti-
phase oscillations are seen with periods of T = (23.0 ±
0.2) ns and T = (44.8± 0.2) ns, respectively. For both sets
of parameters, we observe small mismatch (< 5%) between
experiment and theory, likely due to the large processing
time h.
Model. – In this section, we derive a Boolean map to
describe the excitable node theoretically. In contrast to
the experimental implementation, this model allows only
for Boolean states, i.e., V ∈ {Vhigh, Vlow}, the low and
high voltage of logic gates.
We model the three components of the setup (Fig. 1c),
namely the AND gate and the two PGs, separately. First,
we describe the AND gate with output signal V
(j)
AND(t),
where the superscript j denotes the nodes in the network.
It is modeled by the map
V
(j)
AND(t+∆) = V
(j)
in (t) ∧ ¬V
(j)
ref (t), (3)
where ∧ and ¬ denote the Boolean AND and NOT oper-
ations, respectively, and ∆ is the time step of the map.
The NOT operation accounts for an inverted input to the
AND gate, as shown in the setup. Second, the PGs de-
noted by npulse and nref in the setup are modeled by tak-
ing the flip-flop and the delay line combined with the XOR
gate into account. The flip-flop creates events after a pos-
itive edge (PE) in V
(j)
AND. The delay line, together with
the XOR gate, results in output pulses of the two PGs,
i.e., a high voltage for the time intervals [s, s+ Tpulse] and
[s, s+ Tref ], respectively, after a PE in V
(j)
AND at time s
(denoted in the following as V
(j)
AND(s) = PE). Both, the
flip-flop and the delay line combined with the XOR gate,
are mathematically expressed as
V
(j)
out/ref(t) =


Vhigh if ∃s ∈
(
t− Tpulse/ref, t
]
:
V
(j)
AND(s) = PE
Vlow otherwise,
(4)
for the two PGs denoted in the setup as npulse and nref ,
respectively. This description does not account for the
processing time h of the flip-flop.
We model the three experiments in this paper with a
time step ∆ = 0.01 ns. For the first experiment of one ex-
citable node with constant input, we set Vin = Vhigh in the
model, which results in dynamics shown in Fig. 5a. The
second experiment with delayed feedback of a single node
is modeled with Vin(t) = Vout(t− τ) (Fig. 5b). Due to the
delayed feedback, our theoretical description is a Boolean
delay equation [20], which requires an initial history func-
tion for initialization. Here, we initialize Vin(t) with a
pulse on the interval [−τ, 0]. Finally, the third experiment
is modeled in Fig. 5c with V
(1)
in (t) = (V
(1)
out (t−τK)∨V
(2)
out (t−
τC)) and V
(2)
in (t) = (V
(2)
out (t− τK) ∨ V
(1)
out (t− τC)), where ∨
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Fig. 5: (Color online) Simulation of Boolean map for Tpulse =
2.1 ns, Tref = 5.3 ns. (a) Output of one node with constant
stimulus, corresponding to Fig. 2b. (b) One node with delayed
feedback, corresponding to Fig. 3c with τ = 21.3 ns. (c) Two
delay-coupled nodes with delayed feedback, corresponding to
Fig. 4d with delays τC = 22ns, τK = 44ns.
indicates the OR operation. As above, we initialize the
system with a pulse input to one excitable node.
The dynamics generated by the map is similar to the ex-
periment in the overall picture, but in detail the waveforms
differ, as the experiment shows imperfections, such as am-
plitude and timing noise and low-pass filtering effects. To
capture these effects, we could use a model based on a
set of delay differential equations with stochastic driving
terms to describe all logic gates and propagation times in
our setup, similar to Refs. [17–19].
Discussion. – Our excitable systems, designed in a
bottom-up approach with autonomous Boolean circuits,
display dynamics that are not as rich as for system de-
signed in a top-down approach. For example, silicon neu-
rons that are based on analog electronic components are
known to show dynamics almost identical to biological
neurons [13]. However, our approach allows for large net-
works, as it relies solely on logic gates. On the single
FPGA used in this letter, there are enough logic gates to
implement more than 10,000 interconnected excitable sys-
tems; but constraints on the wiring placement on the chip
may decrease this number depending on the topology.
Furthermore, the logic gates and, hence, also our ex-
citable system operate at time-scales on the order of
nanoseconds, which is six to nine orders of magnitude
faster than common silicon neurons that operate on a time
scale of seconds, and a thousand times faster than the
fastest so-called accelerated-time silicon neurons [13].
The fast time scales require us to implement links be-
tween excitable systems physically, thereby integrating
both the network nodes and their connection on a single
off-the-shelf reconfigurable electronic chip. This is another
advantage over the VLSI approach (see Ref. [14]) where
two chips are needed: a custom analog and a reconfig-
urable digital chip to implement the silicon neurons on
the first and the wiring, the topology, on the latter. For
the communication between both chips, an address-event
representation is utilized, which leads to discretization er-
rors in the coupling. By including the entire setup on an
p-5
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FPGA and not using custom chips, our network realiza-
tion becomes far less expensive than common approaches
(∼ $300) and excludes their discretization errors.
Artificial neural networks can be used for bio-inspired
data-processing and machine learning. For this so-called
reservoir computing, our network’s simple spiking dynam-
ics is suitable [22].
Conclusion. – We have proposed and built excitable
nodes that are controllable in pulse width and refrac-
tory period. A single excitable node responds to a one-
time stimulus with a single pulse and, when connected
to a time-delayed network, our excitable nodes show self-
sustained oscillations with phases and periods that are
controlled by the coupling delays. This dynamics can
be reproduced by a simple Boolean model and agrees
quantitatively with theoretical studies based on FitzHugh-
Nagumo models, indicating that our setup is suitable for
fundamental studies on excitable networks.
As our setup relies exclusively on asynchronous logic
gates and flip-flops, it is fully integrable on an inexpen-
sive off-the-shelf FPGA, allows for thousands of nodes,
and operates at speeds a thousand times faster than the
fastest silicon neurons. Furthermore, it requires only little
knowledge about electronic circuits, but mostly knowledge
about a so-called hardware description language, which
makes our experimental network science approach acces-
sible for biologists and physicists. It will be invaluable as
a test-bed for network science and might be applicable to
ultra-fast neuro-inspired data processing.
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